Abstract-Two important problems in implementing multivalued logic (MVL) as compared to binary logic (BL) are the lack of an efficient logic minimization technique and larger chip area and power consumption for realizing an MVL function. In this paper, a new theory for the implementation of MVL is proposed in an attempt to address these problems. In the proposed theory, an MVL function is decomposed into a set of subfunctions that can be efficiently realized using switches that are multivalued-in-nature. Each switch consists of a group of more elementary switches, called subswitches. A complete set of algebraic operators and relations are presented to facilitate the construction of the switches from a set of subswitches. The proposed algebra can be used to minimize the number of subswitches required for each switch in a function realization. Application of the proposed theory to implementing a ternary logic (TL) truth table is illustrated which is expected to encourage further investigation into exploring the possibility of using TL as a competitor to BL. The realization of subswitches is done using CMOS transistors that has potential for a VLSI implementation which can have a small chip area and consume low power. R ECENTLY, MVL has been a subject of considerable study [I]- [13]. In particular, a significant body of the research has addressed the problem of MVL realization [4]- [13] with the goal of competing with the firmly established BL for design of digital systems. BL techniques have been mainly adopted for solving MVL implementation problems [9]- [ll]. All such binary techniques have used gates built from binaryin-nature devices as building. blocks. However, an efficient implementation of MVL can exist only when devices used in MVL gate design are multivalued-in-nature by including more operational states in each device in order to reduce the hardware required for realization [2] . In other MVL system designs, a cascade of MVL decoder-BL-MVL encoder has been used to emulate an MVL function [9]-[ll], [13]. Since this cascade has a binary component, the implementation is not fully MVL, and is thus not an efficient method. The circuit realization of MVL gates using 1 2 L, charge-coupled devices (CCD), voltage-mode CMOS (VMCL), current-mode CMOS Manuscript
Abstract-Two important problems in implementing multivalued logic (MVL) as compared to binary logic (BL) are the lack of an efficient logic minimization technique and larger chip area and power consumption for realizing an MVL function. In this paper, a new theory for the implementation of MVL is proposed in an attempt to address these problems. In the proposed theory, an MVL function is decomposed into a set of subfunctions that can be efficiently realized using switches that are multivalued-in-nature. Each switch consists of a group of more elementary switches, called subswitches. A complete set of algebraic operators and relations are presented to facilitate the construction of the switches from a set of subswitches. The proposed algebra can be used to minimize the number of subswitches required for each switch in a function realization. Application of the proposed theory to implementing a ternary logic (TL) truth table is illustrated which is expected to encourage further investigation into exploring the possibility of using TL as a competitor to BL. The realization of subswitches is done using CMOS transistors that has potential for a VLSI implementation which can have a small chip area and consume low power.
(CMCL), and dynamic CMOS technologies was reported in the literature [4]- [S] . In most of these cases, however, the MVL circuits require CMOS transistors with a different geometry; i.e., width: length (W : L) ratio, which makes circuit fabrication complex [4] . Unlike the binary CMOS gates that virtually have zero static current, these MVL circuits have a static current which dissipates power 171.
Apart from the gate design dilemma, MVL implementation still lacks efficient minimization algorithms because of its algebraic complexity [2] . Therefore, utilizing general purpose gates as reported in [I] - [4] that collectively are: {min, mar, cyclic operator, and window literal) might not yield an efficient design in terms of the hardware requirements.
In order to address these problems, we need an implementation using MVL devices and a technique for logic minimization which can make the resulting design easy to implement and efficient in terms of the chip area and power consumption. The objective of this paper is to present such an approach.
First, the concept of MVL switches is introduced in order to form a basis for implementing any MVL function by replacing MVL gates by switches. It is shown that a MVL function of radix R can be decomposed into no more than R subfunctions.
Each subfunction can be realized by a specific switch which is shown to consist of a group of more elementary switches, called subswitches. Each subswitch is synthesized from multivalued devices that are interconnected. An algebra that governs the interconnections of the subswitches is proposed. Logic minimization techniques using this algebra are also described.
TL is presented as a case study to demonstrate potential application of the theory. TL was selected because it was theoretically shown in [2] to be an optimum radix in terms of the hardware requirement. CMOS transistor switches are designed to realize a ternary function (TF) based on the proposed theory. All CMOS transistors in this design have identical geometry, unlike other techniques [4] [5] [6] [7] [8] , [12] , where a different geometry of the transistors was required. Using the proposed algebra, a technique for implementing a design using a minimum number of transistors is shown. Further, since CMOS requires virtually zero-static current, low power dissipation can be attained.
In Section II, the switch theory is stated. The algebra of the subswitches and the types of the interconnection between them are described in Section III. Section IV discusses the imple-mentation of the Ternary Logic using only CMOS transistors. Our conclusions are presented in Section V.
SWITCHES IN MVL
In a MVL of any Radix R (where R 2 2), the set of MVL elements is S = ( 0 , 1, 2 
F, acts as a threshold operator similar to the notion of literals as defined in [14] . Its operation is to activate; i.e., to give the highest value R, only when the variable vector
is an element in the threshold set T,.
Here, T , is a set of variable vectors at which the function where
Hence, Lo = 3, Ll = 2, and La = 4 and TI = X i , ,, X i , , is defined as follows:
is the ith MVL switch subfunction, and o is the transmission operator; i.e.,
where F,(X) denotes the ith MVL switch.
Equation (5) gives a formal definition of an MVL switch that has three terminals: the control variable X , the desired value i, and the output F,(X). Each MVL switch represents one element of S in f ( X ) . Fig. 1 shows how (1) can be realized with MVL switches.
The internal structure of each switch F, is decomposed into more elementary switches called subswitches. A subswitch is a switch with a single control input. One terminal holds a certain value j E S that is to be switched to the output terminal. The switching occurs only when the control input x is an element of the threshold set t S. A formal definition of a subswitch is as follows:
Definition 2: A subswitch is characterized as i f x E t { &FF otherwise where j E S and t C S. (6) where s represents the control input (single MVL variable), and j is the desired value to be switched to the output terminal when x is an element of the threshold set t. Fig. 2 schematically shows this definition. When t is a single element set, then, the subswitch is called a unary subswitch.
The following example illustrates the idea of a subswitch.
Example: Let R = 4, and x is a 4-valued logic variable; i.e., z E ( 0 , 1, 2, 3). The output of subswitch ~( "~) ( 2 ) is 2 when x E ( 0 , 3 ) otherwise it is OFF. It should be noted that x, t , and j are variables each of which can be a function of other variables.
In the following section, more properties of the subswitches are shown through a set of algebraic relations.
In this section, interconnections between different subswitches are characterized. Since their threshold set t is single element, the unary subswitches are considered as the fundamental building blocks. First, let us answer the following question: how many different unary subswitches can be generated?
Theorem 1: There are R 2 different unary subswitches for the radix-R MVL.
Proof: Since t is a single element, it can take R different values. Similarly, x takes R values. Therefore, the total number of combinations obtainable is R 2 .
A consequent question that may rise from Theorem 1 is are the R 2 subswitches enough to build any subswitch (where t is a multielement set)? An answer to this question is provided by different subswitch connection patterns described in Theorems 2-4.
Theorem 2. [Series Interconnection]:
If x is an MVL input variable, and z is the output from the series interconnection of the subswitches x t l ( j ) and x t 2 (j), then,
where t = tl n t2. Here denotes a series interconnection. Series interconnection is a commutative operation. The interconnection is depicted in Fig. 3 .
Proof: By using Definition 2, the output x is equal to j only when both subswitch 1 and 2 are ON at the same time.
Otherwise, the output is OFF. This is equivalent to having one subswitch with threshold set that includes the elements common in tl and t2. Due to the intersection of the two threshold sets tl and t 2 , this type of interconnection is used when the threshold set t is required to be of a reduced size.
Corollary 1: Theorem 1 can be extended to the case of multivariable function; i.e.,
Proof: Using Definition 2, the output is equal to j only when all subswitches xy ( j ) , x t ( j ) , . . , and x k ( j ) are all ON simultaneously. This can happen only when xl E t l , x2 E t2, . . . , and xn E t , simultaneously. This corollary is depicted in Fig. 4 .
can be rewritten as follows:
where t = t l n t 2 n e . . n t n .
Theorem 3 [Parallel Interconnection]:
If x is an MVL input variable, and z is the output of the parallel interconnection of the subswitches xtl ( j ) and xt2(j), then
The + sign denotes a parallel interconnection. This operation is also commutative. Fig. 5 shows this configuration schematically.
Proof: Since the two subswitches are connected in parallel and are receiving the same input x, the output z has j when one or both of the two subswitches are ON. This happens when either x E tl or Et2, that is, x E tl U t2. Due to the union of the two threshold sets tl and t 2 , this type of interconnection is used when the threshold set t is required to be extended.
Corollary 2: Theorem 3 can be extended to the case of n subswitches; i.e.,
(1 1)
Proof: A recursive application of Theorem 3 will result in the above corollary and is shown in Fig. 6 .
It is evident from Theorem 3 as well as from Corollary 2 that all subswitches have the same desired value j. However, when the threshold sets t, are mutually exclusive, a parallel interconnection of n subswitches is permissible even if their desired values j, are different. The following corollary for- mulates this interconnection which acts as a MVL multiplexer (as seen in Fig. 7) . It can be proved that the cascade interconnection is not commutative simply by exchanging the places of the two subswitches. The result will be as follows:
It is seen that both the series and the parallel interconnections are commutative, whereas the cascade interconnection is noncommutative. In the following Theorem, the distributive law of interconnection is introduced. 
2) Cascade and Parallel Interconnections:
Proof: A straightforward application of Theorems 2 and 3 will prove this Theorem.
The types of interconnections and their algebraic properties can now be used to construct any switch from a certain group of subswitches. To generalize this idea, the following Theorem states that any switch can be decomposed into a combination of subswitches that are interconnected together. The construction of any subswitch with multielement threshold set from the unary subswitches can be inferred from Theorem 6, the following Theorem reveals this result explicitly.
Theorem 7: The R, unary subswitches for the MVL radix-R consist of a complete set through which any subswitch can be composed.
Proof: Let x t ( j ) be any subswitch, and t = ( e l , e2, . . . , em), where el E S, then x t ( j ) = x ( e l , e z , ... TABLE I1 n-EMOS CHARACTERISTICS
IV. TERNARY ALL CMOS REALIZATION
In this section, we will illustrate the application of the theory proposed in Sections I1 and I11 to ternary logic (TL). TL is better known as the competitor of the BL [3] .
The CMOS transistors, both the n-and p-Enhancement (n-EMOS and p-EMOS) types, are employed here to realize the design of all the TL unary subswitches. At the end of this section, an example is presented to illustrates the procedure of designing the three switches from the unary subswitches.
A. CMOS Transistors
The TL values (levels) are used to introduce the properties of the CMOS transistors. Using 0-5 V power supply, the three levels of TL are defined as: 0 denotes (0 V); 1 denotes (2.5 V); and 2 denotes (5 V). The Connector-Switch-Attenuator (CSA) model [15] is adopted to characterize switching properties of the CMOS transistors as follows: 1) n-EMOS Transistor: It is assumed that the threshold voltage < logic 1 (2.5 V) and the substrate of the transistor is connected to the lowest voltage level 0 V. Fig. 10 shows the configuration of such a transistor. The Gate (x) and the Drain (y) are connected to independent inputs, whereas the Source (z) is the output. Here, x is assumed to be connected to an active load, such as a switch or a subswitch. In Table 11 , the properties of this configuration are revealed using a truth table where x and y are TL variables; i.e., x, y E (0, 1, 21, F designates a Float state (OFF, in [15] denoted by z), whereas U designates an Undefined state.
2) p-EMOS Transistor:
The same argument mentioned in the n-EMOS case is applicable except for the threshold voltage >-2.5 V and the substrate has to be connected to the highest voltage level 5 V. Fig. 11 and Table 
I0
show the configuration and the properties of this transistor.
Subswitch and Switch Design
Using Tables II and 111 , we can specify switching boundaries for both n-and p-EMOS transistors. Subswitches and combinations of them can be extracted from these tables using the theory presented in Sections I1 and 111. The subswitches that can be identified from these tables are referred to as the primary subswitches and designated by p.
1) n-EMOS Transistor:
i) when y = 0 + pl
) p-EMOS Transistor:
i) when y = 1 + p4
ii) when y = 2 + p5 iii) when x = 1 + p6
The rest of the possible primary subswitches as well as yo (0) and y2 (2) are less desirable for implementation. For yO(0) and y2 (2) , this is due to the loading effects; i.e., the control input is not applied at the gate and thus can cause signal degradation. In the case of the other unusable primary subswitches, this is due to the existence of the undefined state (U). This means only four feasible subswitches can be extracted from the two CMOS transistors. Are they enough for TL function realization?
Generally, CMOS transistors are nonideal switches [15] , for instance when a gate of a transistor receives an F (OFF) state then that transistor state is U (Undefined). Therefore, we need to add constraints on the application of the algebra described in Section 111. In particular, the input subswitch of a cascade interconnection, xtl ( j l ) in (14), should not include F state in its output. To circumvent this problem, complementary subswitches have to be used when a cascade interconnection is carried out. If a complementary subswitch xtl ( j l , j1) is connected in cascade to xt2(j2), then (14) is rewritten as follows:
Symbolically the above equation can be written as ($2) [see Fig. 13(a) 
. { [ x 2 ( 1 )
The set above is not a unique design. Thus, it is possible to obtain different designs using algebraic manipulations. However, the set described above attempts to use a minimum number of transistors.
= xtl (j2) if jl E t 2 and j1 4 t2.
(24) C. Ternary Function Realization The construction of complementary switches for the primary subswitches is shown as follows:
Both x 2 (0) and x 0 (2) are difficult to realize from the primary subswitches only. However, x 2 (0, 2) and xo (2, 0) do exist in the literature and they are denoted by 222 and Ox0, respectively, [9] as shown in Fig. 12 (a) and (b). We implemented x 2 (0, 2) and x 0 (2, 0 ) using a 4007 CMOS invertor ZC and verify their operation.
The following Theorem assures the existence of the complete set of subswitches required to realize any TL function.
After a complete set of subswitches is specified, the TL Function implementation will be shown below. The implementation depends on the block diagram in Fig. 14 which depicts a general solution for TL function implementation. Fo, Fl, and F2 represent the subswitches for 0, 1, and 2 of the TL levels, respectively.
The procedure for implementation is illustrated with an example. Table I shows a TL function that is implemented. The Procedure is explained through the following steps.
1) Partition the truth-table into three separate columns, each corresponding to a switch function (Fo, F I , or F2) . Table IV shows such a partition. 2) Apply Theorem 6 together with Theorems 2-5 and 7 to synthesize the basic switch design for the function. It is evident that the above expressions for the three switches are in terms of the unary subswitches, and can be further 
Category 4. (Six Transistors):

x2 (0)
This categorization can be similarly performed for a higher radix after describing devices that are used in subswitch design.
To obtain a minimized design (lowest number of transistors) in realizing a TL function, one can utilize the algebra in Sections I1 and I11 along with Definition 3. One of the most useful properties that can be utilized in the minimization is the distributive law. For example, the minimization procedure will be applied on the three switches designed in the previous section.
1)
The last design has fewer transistors than the basic design. This can be verified by counting the transistors using Definition 3, in the basic design expressed in (26) there are 30, whereas the final design there are 21. According to Definition 3, this design has the lowest number of transistors; i.e., 4. We can conclude that each subswitch implemented by one transistor (primary) is minimal.
3)
In this design we need 23 transistors, whereas in the basic design expressed in (28) we need 39 transistors. The complete realization is shown in Fig. 15. A new theory concerning the implementation of Radii R MVE functions is proposed in this paper. In this theory, the standard gates {min, max, cyclic operator, and window literal) used in MVL design are replaced by switches. Each switch implements one of the R mutually exclusive subhnctions into which a function is decomposed. Thus the implementation is divided into smaller modules that are easily synthesized. Each switch consists of a combination of more elementary switches called subswitches. Three types of interconnections of subswitches were proposed with an operational algebra. The proposed theory is applied to TL as an example. Ordinary CMOS transistors were used to realize an all CMOS TL function. Using CMOS technology in conjunction with the proposed logic minimization technique in implementing an MVL function is expected to result in a smaller chip area, low power consumption, and simple fabrication. The procedure of the proposed TL design was described in three systematic steps. First, a complete set of subswitches were defined from the properties of the CMOS transistors (n-and p-EMOS transistors). Second, the complete set of unary subswitches was utilized to design the three switches necessary to realize a TL function. Finally, a minimization method was described and used to reduce the number of the transistors required for implementation. Some of the points that need further investigation are: 1) A systematic algorithm to simplify the minimization techniques; 2) If OFF state is considered as one of the values for the MVL, then, the implementation can be achieved using R-1 switches instead of R; and 3) 
